

## Description

### 5 Digital Signal Delay Device

The invention relates to a digital signal delay device in accordance with the preamble of claim 1.

10

In semiconductor elements, delay lock loops are often used for generating the internal clock. These consist e.g. of many delay members that are connected in series.

15 A delay member serves to apply a delay to a digital signal available at the input of the delay member, so that a digital output signal may be tapped at the output of the delay member, said output signal being delayed vis-à-vis the input signal, but corresponding to it otherwise.

20

A delay member may e.g. consist of two inverters connected in series, in particular CMOS inverters. The input of the first inverter forms the input, and the output of the second inverter forms the output of the delay member, the output of  
25 the first inverter being connected to the input of the second inverter.

When the state of the signal available at the input of the delay member or of the first inverter, respectively,  
30 changes, e.g. from „logically low“ to „logically high“ (- or

vice versa from „logically high“ to „logically low“ -), the signal at the output of the first inverter (and accordingly also the signal at the input of the second inverter) changes - after a predetermined delay time  $t_a$  - its state from “logically high” to “logically low” (- or vice versa from “logically low” to “logically high” -).

Consequently, the signal at the output of the second inverter or at the output of the delay member, respectively, changes - again after a predetermined delay time  $t_b$  - its state from “logically low” to “logically high” (- or vice versa from “logically high” to “logically low” -).

The signal at the output of the delay member thus corresponds to the signal at its input, with the exception that it is delayed vis-à-vis thereto by a - total - signal delay time of  $T = t_a + t_b$ .

To provide an element or a signal delay device, respectively, with adjustable signal delay time, a plurality of delay members of the above-mentioned type may be connected in series.

The signal at the output of the  $n$ -th delay member is delayed by  $n \times T$  vis-à-vis the signal at the input of such a signal delay device.

The outputs of the delay members may - except with the respectively following delay member - additionally be con-

nected with the (total) output of the signal delay device,  
e.g. by means of corresponding transfer gates.

By means of the transfer gates, that delay member may be se-  
5 lected, the output signal of which is to be connected  
through to the output of the signal delay device.

This way, the delay of the (total) output signal can be ad-  
justed with respect to the signal available at the input of  
10 the signal delay device or at its first delay member, re-  
spectively.

By means of a signal delay device of the above-mentioned  
type, the total signal delay which is applied to the input  
15 signal is, however, adjustable with relatively coarse exact-  
ness only.

It is an object of the invention to provide a novel digital  
signal delay device.

20

This and further objects of the invention are achieved by  
the subject matter of claim 1.

Advantageous further developments of the invention are indi-  
25 cated in the subclaims.

In accordance with a basic idea of the invention, a digital  
signal delay device is provided for converting a signal (IN)  
to a delayed signal (OUT) corresponding thereto, said device  
30 comprising a plurality of signal delay elements connected in

series, wherein, depending on the desired delay of the delayed signal (OUT), the output signal of a particular signal delay element is respectively used for generating the delayed signal (OUT), and wherein each of the signal delay  
5 elements comprises one single inverter only.

Depending on the respectively desired delay, the output signal of the respective signal delay element used for generating the delayed signal (OUT) may then be inverted or not inverted vis-à-vis the signal (IN).  
10

Of advantage is a development where the signal delay elements are respectively connected with corresponding switching devices, wherein - depending on the respectively desired  
15 delay - that switching device is activated that is connected with the signal delay element whose output signal is to be used for generating the delayed signal (OUT).

Preferably - depending on whether the output signal of a particular signal delay element is inverted or not inverted vis-à-vis the signal (IN) - the switching device connected  
20 with the respective signal delay element is correspondingly designed such that - on activation - it advances the output signal in a non-inverted or in an inverted manner.

25

The result is that the respectively advanced, delayed signal corresponds to the signal (IN) - which is e.g. available at the input of the signal delay device - (i.e. is identical, or alternatively complementary thereto), and has an - adjustable - delay vis-à-vis to it (namely a delay which sub-  
30

stantially corresponds to the delay time of the output signal of that signal delay element whose output signal is - possibly in inverted form - advanced via the corresponding switching device.

5

Since the corresponding signal delay elements each only comprise one single inverter, and not e.g. two inverters connected in series, the respectively desired delay time can be adjusted substantially more accurately or precisely than  
10 with conventional digital signal delay devices.

In the following, the invention will be explained in more detail by means of several embodiments and the enclosed drawing. The drawing shows:

15

Figure 1 a schematic representation of a circuit arrangement of a digital signal delay device according to prior art;

20 Figure 2 a schematic representation of a circuit arrangement of a digital signal delay device in accordance with an embodiment of the present invention;

Figure 3 a schematic representation of an inverter circuit  
25 arrangement used as a gate of the first kind with the digital signal delay device illustrated in Figure 2;

Figure 4 a schematic representation of a transfer gate circuit arrangement used as a gate of the second kind with the  
30 digital signal delay device illustrated in Figure 2;

Figure 5a a schematic representation of a gate of the first kind used with an alternative embodiment of a signal delay device, and of a tristate inverter additionally connected  
5 behind the respective gate of the first kind.

Figure 5b a schematic representation of a gate of the second kind used with the alternative embodiment of a signal delay device, and of a tristate inverter additionally connected  
10 behind the gate;

Figure 6a a schematic representation of a gate of the first kind used with a modification of the alternative embodiment, and of a transfer gate connected therebehind, and of a  
15 tristate inverter; and

Figure 6b a schematic representation of a gate of the first kind used with the modification of the alternative embodiment, which is used instead of the gate of the second kind  
20 as illustrated in Figure 5b, and of two tristate converters connected therebehind.

Figure 1 shows a schematic representation of a circuit arrangement of a digital signal delay device 1 in accordance  
25 with prior art.

The signal delay device 1 serves to apply an - adjustably high - delay to a digital signal IN available at an input 2a  
30 of the signal delay device 1, so that a digital signal OUT -

which is delayed vis-à-vis the input signal IN - can be tapped at the output 2b of the signal delay device 1.

As is shown in Figure 1, the signal delay device 1 comprises a plurality of signal delay elements 3a, 3b, 3c, 3d, 3e connected in series. The number n of signal delay elements 3a, 3b, 3c, 3d, 3e is - as will be explained in detail below - chosen as a function of that signal delay that is to be obtained maximally with the signal delay device 1.

10

The first signal delay element 3a is connected with the input 2a of the signal delay device 1 via a line 4a, and - via a line 4b - with the input of the second signal delay element 3b. The output of the second signal delay element 3b is connected to the input of the third signal delay element 3c via a line 4c. Correspondingly, the output of the third signal delay element 3c is connected with the input of a further (not illustrated) signal delay element via a line 4d, etc.

20

As is further shown in Figure 1, the input of the signal delay element 3d is connected to the output of a preceding (not illustrated, either) signal delay element via a line 4e, and the input of the signal delay element 3e is connected to the output of the signal delay element 3d via a line 4f.

25

Each signal delay element 3a, 3b, 3c, 3d, 3e comprises two inverters 5a, 5b, or 6a, 6b, or 7a, 7b, or 8a, 8b, or 9a, 9b, connected in series.

30

The input of the respectively first inverter 5a, 6a, 7a, 8a, 9a of each signal delay element 3a, 3b, 3c, 3d, 3e forms the respective input of the corresponding signal delay element 3a, 3b, 3c, 3d, 3e (i.e. is connected with the corresponding line 4a, 4b, 4c, 4e, 4f), and the output of the respectively first signal delay element inverter 5a, 6a, 7a, 8a, 9a is connected with the respective input of the respectively second signal delay element inverter 5b, 6b, 7b, 8b, 9b via corresponding connecting lines 10, 11, 12, 13, 14. The output of the respectively second inverter 5b, 6b, 7b, 8b, 9b of each signal delay element 3a, 3b, 3c, 3d, 3e forms the respective output of the corresponding signal delay element 3a, 3b, 3c, 3d, 3e (i.e. is connected with the corresponding line 4b, 4c, 4d, 4f).

When the state of the signal IN available at the input of the first signal delay element 3a or its first inverter 5a, respectively, changes e.g. from "logically low" to "logically high" (- or vice versa from "logically high" to "logically low" -), the signal at the output of the first signal delay element inverter 5a (and accordingly also the signal at the input of the second signal delay element inverter 5b) changes - after a certain delay time  $t_a$  - its state from "logically high" to "logically low" (- or vice versa from "logically low" to "logically high" -). Consequently, the signal at the output of the second signal delay element inverter 5b or at the output of the first signal delay element 3a, respectively, changes - again after a certain delay time



$t_b$  - its state from "logically low" to "logically high" (- or vice versa from "logically high" to "logically low" -).

The signal at the output of the second signal delay element inverter 5b or of the first signal delay element 3a, respectively (and thus also the signal at the input of the second signal delay element 3b or its first inverter 6a, respectively) thus corresponds to the signal IN at the input of the first signal delay element 3a or its first inverter 5a, respectively, with the exception that it is delayed vis-à-vis thereto by a - total - delay element signal delay time of  $T = t_a + t_b$ .

As has been explained above, the remaining signal delay elements 3b, 3c, 3d, 3e have a structure that is correspondingly identical to that of the first signal delay element 3a.

Consequently - when the state of the signal available at the respective input of the respective signal delay element 3b, 3c, 3d, 3e or its respectively first inverter 6a, 7a, 8a, 9a changes e.g. from „logically low" to „logically high" (- or vice versa from „logically high" to „logically low" -) - again after a particular delay element (total) signal delay time  $T$  - the signal at the output of the respective signal delay element 3b, 3c, 3d, 3e or its respectively second inverter 6b, 7b, 8b, 9b also changes its state from "logically low" to "logically high" (- or vice versa from "logically high" to "logically low" -).

The signal available e.g. at the output of the second signal delay element 3b (and thus also the signal at the input of the third signal delay element 3c or its first inverter 7a, respectively) thus corresponds to the signal IN at the input of the first signal delay element 3a or its first inverter 5a, respectively, with the exception that it is delayed vis-à-vis thereto - in total - by a total signal delay time of  $T + T = 2T$  (the signal at the output of the n-th signal delay element thus corresponds - generally speaking - to the signal IN at the input of the signal delay device 1, with the exception that it is delayed vis-à-vis thereto - in total - by a total delay time of  $n \times T$ ).

As is further illustrated in Figure 1, the output of the first signal delay element 3a is - except that it is connected via the line 4b with the input of the second signal delay element 3b - additionally connected via a line 15a with the input of a first gate, e.g. a transfer gate 16a.

Correspondingly, the outputs of the remaining signal delay elements 3b, 3c, 3d, 3e each are also connected with the input of corresponding further gates, in particular transfer gates 16b, 16d, 16e, via corresponding lines 15b, 15d, 15e.

The outputs of the transfer gates 16a, 16b, 16d, 16e are connected via corresponding lines 17a, 17b, 17d, 17e to a line 18 which is connected with the output 2b of the signal delay device 1.

Corresponding control signals  $C_1, C_2, \dots, C_{n-1}, C_n$  are applied to the control inputs 19a, 19b, 19d, 19e of the transfer gates 16a, 16b, 16d, 16e, as will be explained in detail further below. In the case of a "logically low" control signal  $C_1, C_2, \dots, C_{n-1}, C_n$  the respective transfer gate 16a, 16b, 16d, 16e is in a "locked" state, and in the case of a "logically high" control signal  $C_1, C_2, \dots, C_{n-1}, C_n$  it is in a "conductive" state. In the case of a "conductive" state, the signal available at the input of the respective transfer gate 16a, 16b, 16d, 16e is connected through to its output (and in the case of a "locked" state disconnected from the transfer gate output).

By the fact that respectively one of the control signals  $C_1, C_2, \dots, C_{n-1}, C_n$  is selected such that it is in a "logically high" state, and the respective other control signals  $C_1, C_2, \dots, C_{n-1}, C_n$  are selected such that they are in a "logically low" state, that signal delay element 3a, 3b, 3c, 3d, 3e may be selected whose output signal is to be connected through to the output 2b of the signal delay device 1.

The signal OUT that is output at the output 2b of the signal delay device 1 is thus applied with a delay vis-à-vis the signal at the input 2a of the signal delay device 1, said delay corresponding to the delay time of the output signal of that signal delay element 3a, 3b, 3c, 3d, 3e whose output is just being connected through to the output 2b of the signal delay device 1 via the corresponding transfer gate 16a, 16b, 16d, 16e (plus the delay time of the respective transfer gate 16a, 16b, 16d, 16e connected through).

Figure 2 shows a schematic representation of a circuit arrangement of a digital signal delay device 101 in accordance with an embodiment of the present invention.

The signal delay device 101 may e.g. be installed in a DRAM memory element based e.g. on CMOS technology (or in any other element). It serves to apply an - adjustably high - delay to a digital signal IN available at an input 102a of the signal delay device 101, so that a digital signal OUT - delayed vis-à-vis the input signal IN - can be tapped at the output 102b of the signal delay device 101.

As is illustrated in Figure 2, the signal delay device 101 comprises a plurality of signal delay elements 103a, 103b, 103c, 103d, 103e that are connected in series. The number n of signal delay elements 103a, 103b, 103c, 103d, 103e is - as will be explained more exactly further below - selected as a function of that signal delay that is to be achieved maximally with the signal delay device 101.

The first signal delay element 103a is connected via a line 104a with the input 102a of the signal delay device 101 and - via a line 104b - with the input of the second signal delay element 103b. The output of the second signal delay element 103b is connected to the input of the third signal delay element 103c via a line 104c. Correspondingly, the output of the third signal delay element 103 is connected via a

line 104d with the input of a further (not illustrated) signal delay element, etc.

As is further illustrated in Figure 2, the input of the signal delay element 103d is connected via a line 104e to the output of a preceding (not illustrated, either) signal delay element, and the input of the signal delay element 103e is connected via a line 104f to the output of the signal delay element 103d.

10

Each signal delay element 103a, 103b, 103c, 103d, 103e comprises - different from the signal delay device illustrated in Figure 1 - only one single inverter 105, 106, 107, 108, 109 (instead of two inverters connected in series), wherein the input of the respective inverter 105, 106, 107, 108, 109 forms the respective input of the corresponding signal delay element 103a, 103b, 103c, 103d, 103e (i.e. is connected with the corresponding line 104a, 104b, 104c, 104e, 104f), and wherein the output of the respective inverter 105, 106, 107, 108, 109 forms the respective output of the corresponding signal delay element 103a, 103b, 103c, 103d, 103e (i.e. is connected with the corresponding line 104b, 104c, 104d, 104f).

20

When the state of the signal IN available at the input of the signal delay device 101 (and thus at the input of the first signal delay element 103a or the inverter 105, respectively) changes e.g. from "logically low" to "logically high" (- or vice versa from "logically high" to "logically low" -), the signal at the output of the first signal delay

30

element 103a or of the inverter 105, respectively (and accordingly also the signal at the input of the second signal delay element 103b or of the inverter 106, respectively) changes - after a certain delay time  $t$  - its state from  
5 "logically high" to "logically low" (- or vice versa from "logically low" to "logically high" -).

The signal at the output of the first signal delay element 103a or of the inverter 105, respectively, thus corresponds  
10 to the signal IN at the input of the first signal delay element 103a or of the inverter 105, respectively, with the exception that it is inverted and delayed by a delay time  $t$  vis-à-vis thereto.

15 When, as explained above, - after the delay time  $t$  - the signal at the output of the first signal delay element 103a (or of the inverter 105, respectively) and accordingly also the signal at the input of the second signal delay element 103b (or of the inverter 106, respectively) changes its  
20 state from „logically high" to „logically low" (- or vice versa from „logically low" to "logically high" -), the signal at the output of the second signal delay element 103b or of the inverter 106, respectively, changes - again after a certain delay time  $t$  - its state from "logically low" to  
25 "logically high" (- or vice versa from "logically high" to "logically low" -).

The signal at the output of the second signal delay element 103b or of the inverter 106, respectively, thus corresponds  
30 to the signal IN at the input of the first signal delay ele-

ment 103a or of the inverter 105, respectively, with the exception that it is delayed vis-à-vis thereto - in total - by a delay time of  $t + t = 2t$ .

5 As has been explained above, the remaining signal delay elements 103c, 103d, 103e are of a structure that is correspondingly identical to that of the first two signal delay elements 103a, 103b.

10 Due to the respectively inverting, delayed advancement of the digital signal that is respectively available at the input of the corresponding signal delay element 103c, 103d, 103e (as explained in analogy above with respect to the two signal delay elements 103a, 103b) by the respective signal  
 15 delay element 103c, 103d, 103e, the signal at the output of the n-th signal delay element 103c, 103d, 103e thus corresponds, generally speaking, to the signal IN at the input 102a of the signal delay device 101, with the exception that it is

20

i) delayed vis-à-vis the signal IN by a total delay time of  $n \times t$ ,

and possibly - and only with such signal delay elements

25 103c, 103d in which n is an odd number - that it is

ii) inverted vis-à-vis the signal IN.

As is further shown in Figure 2, the output of the first  
 30 signal delay element 103a or of the inverter 105, respec-

tively, is - except that it is connected via the line 104b with the input of the second signal delay element 103b or of the inverter 106, respectively - additionally connected via a line 115a with the input of a gate 116a "of the first kind", as will be explained more exactly in the following.

In a correspondingly similar way is the output of the second signal delay element 103b or of the inverter 106, respectively, connected via a line 115b with the input of a gate 116b "of the second kind", as will be explained more exactly in the following.

Correspondingly, the outputs of the remaining signal delay elements 103c, 103d, 103e each are connected via corresponding lines 115d, 115e with the respective input of corresponding further gates 116d, 116e, namely, generally speaking, the respective outputs of those signal delay elements 103c, 103d in which n is an odd number are connected with the input of a corresponding gate 116d "of the first kind", and the outputs of those signal delay elements 103c, 103d in which n is an even number are connected with the input of a corresponding gate 116e "of the second kind".

In the present embodiment, e.g. the inverter circuit arrangement (in particular a tristate inverter circuit arrangement) illustrated in detail in Figure 3 is e.g. used as a gate 116a, 116d "of the first kind", and the transfer gate circuit arrangement illustrated in detail in Figure 4 is e.g. used as a gate 116b, 116e "of the second kind".



As is illustrated in Figure 4, the transfer gate circuit arrangement of the gates 116b, 116e "of the second kind" comprises an n-channel field effect transistor 120a and a p-channel field effect transistor 120b.

5

The control signal C2 available at a control input 119b of the respective gate 116b, 116e is - via a control line 121a - supplied to the gate of the n-channel field effect transistor 120a.

10

Furthermore, the control signal C2 available at the control input 119b of the respective gate 116b, 116e is additionally - via a line 121b - supplied to the input of an inverter 122, and the control signal /C2 output at the output of the inverter 122 and complementary to the control signal C2 is supplied to the gate of the p-channel field effect transistor 120b.

15

As is further illustrated in Figure 4, the drains of the n- or p-channel field effect transistors 120a, 120b, respectively, are connected via a line 123 with one another and additionally to the line 115b (and thus form the input of the transfer gate circuit arrangement).

20

Furthermore, the sources of the n- or p-channel field effect transistors 120a, 120b, respectively, are connected with one another via a line 124, and additionally with a line 117b that is connected to a line 118 (and thus form the output of the transfer gate circuit arrangement).

25

30

The following effect is achieved thereby: As soon as the control signal C2 available at the control input 119b of the gate 116b changes its state from "logically low" to "logically high" (and thus the complementary control signal /C2 changes its state from "logically high" to "logically low"), the signal available at the input of the transfer gate circuit arrangement or of the gate 116b, respectively, i.e. at the line 115b, is connected through to the output of the transfer gate circuit arrangement or of the gate 116b, i.e. to the line 117b.

When then the signal available at the control input 119b of the gate 116b again changes its state from "logically high" to "logically low" (and thus the complementary control signal /C2 changes its state again from "logically low" to "logically high"), the signal available at the input of the transfer gate circuit arrangement or of the gate 116b, respectively, i.e. at the line 115b, is again disconnected galvanically from the output of the transfer gate circuit arrangement or of the gate 116b, respectively, i.e. from the line 117b.

The gates 116a, 116d „of the first kind" have a structure that is different from that of the gate 116b "of the second kind" illustrated in Figure 4. In accordance with the (tristate) inverter circuit arrangement illustrated in detail in Figure 3, they comprise each two n-channel field effect transistors 126a, 126b and two p-channel field effect transistors 125a, 125b.

The n-channel field effect transistor 126a and the p-channel field effect transistor 125a have a connection similar to a conventional, simple inverter, with the exception that the drain of the n-channel field effect transistor 126a is not directly connected to the supply voltage, but by interconnection of the n-channel field effect transistor 125a that the drain of the p-channel field effect transistor 126b, and is not directly connected to the mass, but by interconnection of the p-channel field effect transistor 125b.

As is illustrated in Figure 3, the drain of the n-channel field effect transistor 126a is - via a line 127 - connected to the source of the n-channel field effect transistor 126b, and the drain of the n-channel field effect transistor 126b is - via a line 128 - connected to the supply voltage.

Furthermore, the drain of the p-channel field effect transistor 125a is connected - via a line 129 - to the source of the p-channel field effect transistor 125b, and the drain of the p-channel field effect transistor 125b is connected - via a line 130 - to the mass.

As is further illustrated in Figure 3, the gates of the n- or p-channel field effect transistors 125a, 126a, respectively, are connected with one another via a line 132, and are additionally connected to the line 115a (and thus form the input of the (tristate) inverter circuit arrangement).

Furthermore, the sources of the n- or p-channel field effect transistors 125a, 126a, respectively, are connected with one

another via a line 131, and are additionally connected with a line 117 - which is also connected to the line 118 (and thus form the output of the (tristate) inverter circuit arrangement).

5

The control signal C1 available at a control input 119a of the respective gate 116a, 116d is - via a control line 133a - supplied to the gate of the n-channel field effect transistor 126b.

10

Furthermore, the control signal C1 available at the control input 119a of the respective gate 116a, 116c is additionally supplied to the input of an inverter 134 via a line 133b, and the control signal /C1 that is output at the output of the inverter 134 and that is complementary to the control signal C1 is additionally supplied to the gate of the p-channel field effect transistor 125b.

15

The following effect is achieved thereby: As soon as the control signal C1 available at the control input 119a of the gate 116a changes its state from "logically high" to "logically low" (and thus the complementary control signal /C1 changes its state from "logically low" to "logically high"), the n- and the p-channel field effect transistors 125b, 126b are switched off (and thus the simple inverter formed by the n- and the p-channel field effect transistors 125a, 126a is disconnected from the supply voltage or mass, respectively, i.e. de-activated). The signal available at the input of the (tristate) inverter circuit arrangement or of the gate 116a, respectively, i.e. at the line 115a, then has no influence

25

30

on the signal available at the output of the (tristate) inverter circuit arrangement or of the gate 116a, respectively, i.e. at the line 117a.

- 5 When the control signal C1 available at the control input 119a of the gate 116a then changes its state from "logically low" to "logically high" (and thus the complementary control signal /C1 changes its state from "logically high" to "logically low"), the n- and the p-channel field effect transistors 125b, 126b are switched on (and thus the simple inverter formed by the n- and the p-channel field effect transistors 125a, 126a is connected with the supply voltage or the mass, respectively, i.e. is de-activated).
- 10
- 15 Due to the two n- and p-channel field effect transistors 125a, 126a forming a simple inverter, the signal available at the input of the gate 116a, i.e. at the line 115a, is advanced in inverted form to the output of the gate 116a, i.e. to the line 117a, with the respectively one of the field effect transistors 125a, 126a constituting the load resistance for the respectively other field effect transistor 125a, 126a.
- 20

As is illustrated in Figure 2, the corresponding outputs are (in a corresponding manner to the first and second gates 116a, 116b), also with the remaining gates 116d, 116e, connected via corresponding lines 117d, 117e to the line 118 which is connected to the output of the signal delay device 101.

As has already been mentioned above, corresponding control signals  $C_1, C_2, \dots, C_{n-1}, C_n$  are applied to the control inputs 119a, 119b, 119d, 119e of the gates 116a, 116b, 116c, 116d, 116e, namely such that respectively one of the control  
 5 signals  $C_1, C_2, \dots, C_{n-1}, C_n$  is in a "logically high" state, and the respectively other control signals  $C_1, C_2, \dots, C_{n-1}, C_n$  are in a "logically low" state.

In this way, that signal delay element 103a, 103b, 103c,  
 10 103d, 103e may be selected whose output signal - possibly in inverted form (namely in the case of signal delay elements 103c, 103d where n is an odd number) - is to be connected through to the output 102b of the signal delay device 1.

15 Due to the inverted through-connection achieved by the gates 116a, 116d and the non-inverted through-connection achieved by the gates 116b, 116e of the signal that is output by the respectively selected signal delay element 103a, 103b, 103c, 103d, 103e, it is achieved that the signal OUT that is out-  
 20 put at the output 102b of the signal delay device 101 corresponds to the signal IN at the input 102a of the signal delay device 101; it is, however, applied with an - adjustable - delay vis-à-vis thereto (namely with a delay corresponding to the delay time of the output signal of that signal delay  
 25 element 103a, 103b, 103c, 103d, 103e whose output - possibly in inverted form - is just being connected through via the corresponding gate 116a, 116b, 116d, 116e to the output 102b of the signal delay device 101 (plus the delay time of the respectively active gate 116a, 116b, 116d, 116e)).

The respectively desired delay time between the input signal IN and the output signal OUT can be adjusted substantially more accurately or precisely than with the signal delay device 1 illustrated in Figure 1 (namely in time steps of a dimension of  $t$  and not in time steps of a dimension of  $T = t_a + t_b$ ).

In order to improve the characteristics of the signal delay device 101 illustrated in Figures 2, 3, and 4 with respect to the respectively occurring capacitive loads, in the case of an alternative embodiment - with otherwise identical structure of the signal delay device 101 - in accordance with Figures 5a, 5b, an additional tristate inverter circuit arrangement 135, 136 may be connected between the output of each gate 116a, 116b, 116d, 116e (irrespective of whether „of the first kind“ or “of the second kind”) and the corresponding line 117a, 117b, 117d, 117e connected with the line 118.

The respectively interposed tristate inverter circuit arrangement 135, 136 has a structure that corresponds to the structure of the tristate inverter circuit arrangement illustrated in Figure 3 and acting as a gate 116a “of the first kind” there.

25

By means of the interposition of the above-mentioned tristate inverter circuit arrangements 135, 136 it is achieved that the circuits driving the lines 118 (here: the tristate inverter circuit arrangements 135, 136) - irrespective of which one of the gates 116a, 116b, 116d, 116e is

30

just activated by applying a corresponding "logically high" control signal  $C_1, C_2, \dots, C_{n-1}, C_n$  - all have an identical structure, and that thus - irrespective of which one of the gates 116a, 116b, 116d, 116e is activated - a respectively  
5 identical capacitive load results.

In a modification of the above-mentioned alternative embodiment (i.e. in a further alternative embodiment), a transfer gate circuit arrangement 137 may, in accordance with Figure  
10 6a, be connected between the output of each gate 116a, 116d "of the first kind" and the corresponding additional tristate inverter circuit arrangement 135 connected with the corresponding line 117a, 117d, wherein said transfer gate circuit arrangement 137 may have the same structure as the  
15 transfer gate circuit arrangement illustrated in Figure 4 and acting as a gate 116b "of the second kind" there.

Furthermore, in this further alternative embodiment according to Figure 6b, the above-mentioned gates 116b, 116e "of  
20 the second kind" may be replaced by corresponding gates 139 "of the first kind" (which may have a structure corresponding to that of the tristate inverter circuit arrangement illustrated in Figure 3), and a respectively further tristate inverter circuit arrangement 138 (which may also have a  
25 structure corresponding to that of the tristate inverter circuit arrangement illustrated in Figure 3 and acting as a gate 116a "of the first kind" there) may be connected between these gates 139 "of the first kind" and the corresponding additional tristate inverter circuit arrangement  
30 136 connected with the respective line 117b, 117e.



The - interposed -transfer gate 137 illustrated in Figure 6a may be designed such that the signals are advanced in such a delayed manner by the transmission gate 137 that the - total  
5 - delay time occurring during the advancement of the corresponding signals by the gate 116a, the transfer gate circuit arrangement 137, and the tristate inverter circuit arrangement 135 illustrated in Figure 6a is as great as the - total  
10 - delay time occurring during the advancement of the corresponding signals by the gate 139, and the two tristate inverter circuit arrangements 138, 136 illustrated in Figure 6b.